Please wait until the page is fully downloaded and then press the "Expand" button or the blue line numbers.
0117000 /*
0117001 i82365.h
0117002
0117003 Created: May 1995 by Philip Homburg <philip@cs.vu.nl>
0117004 */
0117005
0117006 /* The following is in i82365 specification */
0117007
0117008 #ifndef I82365_H
0117009 #define I82365_H
0117010
0117011 /* The default I/O ports used by a i82365 are the following: */
0117012 #define I365_INDEX 0x3E0
0117013 #define I365_DATA 0x3E1
0117014
0117015 /* The index register is used to select one of the following registers: */
0117016 #define I365_REVISION 0x00 /* IDREG */
0117017 #define I365R_ID_MASK 0xC0
0117018 #define I365R_ID_IO 0x00
0117019 #define I365R_ID_MEM 0x40
0117020 #define I365R_ID_MEM_IO 0x80
0117021 #define I365R_RES_MASK 0x30
0117022 #define I365R_REV_MASK 0x0F
0117023
0117024 #define I365_IF_STAT 0x01 /* ISTAT */
0117025 #define I365IS_GPI 0x80
0117026 #define CL6722IS_VPPVALID 0x80
0117027 #define I365IS_POWER 0x40
0117028 #define I365IS_READY 0x20
0117029 #define I365IS_WRTPROT 0x10
0117030 #define I365IS_CARD_MASK 0x0C
0117031 #define I365IS_CARD_ABSENT 0x00
0117032 #define I365IS_CARD_PART_0 0x04
0117033 #define I365IS_CARD_PART_1 0x08
0117034 #define I365IS_CARD_PRESENT 0x0C
0117035 #define I365IS_BAT_MASK 0x03
0117036 #define I365IS_BAT_LOST_0 0x00
0117037 #define I365IS_BAT_LOW 0x01
0117038 #define I365IS_BAT_LOST_1 0x02
0117039 #define I365IS_BAT_OKAY 0x03
0117040
0117041 #define I365_PWR_CTL 0x02 /* PCTRL */
0117042 #define I365PC_CARD_EN 0x80
0117043 #define I365PC_NORESET 0x40
0117044 #define CL6722PC_COMPAT_0 0x40
0117045 #define I365PC_AUTO_PWR 0x20
0117046 #define I365PC_Vcc_MASK 0x18
0117047 #define I365PC_Vcc_NC 0x00
0117048 #define I365PC_Vcc_Reserved 0x08
0117049 #define I365PC_Vcc_5 0x10
0117050 #define I365PC_Vcc_33 0x18
0117051 #define CL6722PC_Vcc_PWR 0x10
0117052 #define CL6722PC_COMPAT_1 0x08
0117053 #define I365PC_Vpp_MASK 0x03
0117054 #define I365PC_Vpp_NC 0x00
0117055 #define CL6722PC_Vpp_ZERO_0 0x00
0117056 #define I365PC_Vpp_5 0x01
0117057 #define CL6722PC_Vpp_Vcc 0x01
0117058 #define I365PC_Vpp_12 0x02
0117059 #define I365PC_Vpp_Reserved 0x03
0117060 #define CL6722PC_Vpp_ZERO_1 0x03
0117061
0117062 #define I365_INT_GEN_CTL 0x03
0117063 #define I365IGC_RING_IND 0x80
0117064 #define I365IGC_RESET 0x40
0117065 #define I365IGC_CARD_IS_IO 0x20
0117066 #define I365IGC_EN_MNG_INT 0x10
0117067 #define I365IGC_IRQ_MASK 0x0F
0117068
0117069 #define I365_CRD_STAT_CHG 0x04 /* CSTCH */
0117070 #define I365CSC_GPI 0x10
0117071 #define I365CSC_CARD_DETECT 0x08
0117072 #define I365CSC_READY 0x04
0117073 #define I365CSC_BAT_WARN 0x02
0117074 #define I365CSC_BAT_DEAD 0x01
0117075
0117076 #define I365_MNG_INT_CONF 0x05
0117077 #define I365MIC_IRQ_MASK 0xF0
0117078 #define I365MIC_CARD_DETECT 0x08
0117079 #define I365MIC_READY 0x04
0117080 #define I365MIC_BAT_WARN 0x02
0117081 #define I365MIC_BAT_DEAD 0x01
0117082
0117083 #define I365_MAP_ENABLE 0x06 /* ADWEN */
0117084 #define I365ME_IO_MAP_0 0x40
0117085 #define I365ME_MEM_MAP_0 0x01
0117086
0117087 #define I365_IO_WND_CTL 0x07
0117088 #define I365IWC_AUTO_1 0x80
0117089 #define CL6722IWC_TIMING_1 0x80
0117090 #define I365IWC_0WS_1 0x40
0117091 #define I365IWC_AUTO_SIZE_1 0x20
0117092 #define I365IWC_IO_SIZE_1 0x10
0117093 #define I365IWC_WAIT_0 0x08
0117094 #define I365IWC_0WS_0 0x04
0117095 #define CL6722IWC_TIMING_0 0x08
0117096 #define I365IWC_AUTO_SIZE_0 0x02
0117097 #define I365IWC_IO_SIZE_0 0x01
0117098
0117099 #define I365_IO_0_START_LOW 0x08
0117100 #define I365_IO_0_START_HIGH 0x09
0117101 #define I365_IO_0_END_LOW 0x0A
0117102 #define I365_IO_0_END_HIGH 0x0B
0117103 #define I365_IO_1_START_LOW 0x0C
0117104 #define I365_IO_1_START_HIGH 0x0D
0117105 #define I365_IO_1_END_LOW 0x0E
0117106 #define I365_IO_1_END_HIGH 0x0F
0117107
0117108 #define I365_MEM_0_START_LOW 0x10
0117109 #define I365_MEM_0_START_HIGH 0x11
0117110 #define I365_MEM_0_END_LOW 0x12
0117111 #define I365_MEM_0_END_HIGH 0x13
0117112 #define I365_MEM_0_OFF_LOW 0x14
0117113 #define I365_MEM_0_OFF_HIGH 0x15
0117114
0117115 #define CL6722_MISC_CTL_1 0x16
0117116 #define CL6722_FIFO_CTL 0x17
0117117
0117118 #define I365_MEM_1_START_LOW 0x18
0117119 #define I365_MEM_1_START_HIGH 0x19
0117120 #define I365_MEM_1_END_LOW 0x1A
0117121 #define I365_MEM_1_END_HIGH 0x1B
0117122 #define I365_MEM_1_OFF_LOW 0x1C
0117123 #define I365_MEM_1_OFF_HIGH 0x1D
0117124
0117125 #define CL6722_MISC_CTL_2 0x1E
0117126 #define CL6722_CHIP_INFO 0x1F
0117127 #define CL6722CI_ID_MASK 0xC0
0117128
0117129 #define I365_MEM_2_START_LOW 0x20
0117130 #define I365_MEM_2_START_HIGH 0x21
0117131 #define I365_MEM_2_END_LOW 0x22
0117132 #define I365_MEM_2_END_HIGH 0x23
0117133 #define I365_MEM_2_OFF_LOW 0x24
0117134 #define I365_MEM_2_OFF_HIGH 0x25
0117135
0117136 #define CL6722_ATA_CONTROL 0x26 /* CPAGE */
0117137 #define I365_RESERVED 0x27
0117138
0117139 #define I365_MEM_3_START_LOW 0x28
0117140 #define I365_MEM_3_START_HIGH 0x29
0117141 #define I365_MEM_3_END_LOW 0x2A
0117142 #define I365_MEM_3_END_HIGH 0x2B
0117143 #define I365_MEM_3_OFF_LOW 0x2C
0117144 #define I365_MEM_3_OFF_HIGH 0x2D
0117145
0117146 #define CL6722_EXT_INDEX 0x2E /* CSCTRL */
0117147 #define CL6722_EXT_DATA 0x2F
0117148
0117149 #define I365_MEM_4_START_LOW 0x30
0117150 #define I365_MEM_4_START_HIGH 0x31
0117151 #define I365_MEM_4_END_LOW 0x32
0117152 #define I365_MEM_4_END_HIGH 0x33
0117153 #define I365_MEM_4_OFF_LOW 0x34
0117154 #define I365_MEM_4_OFF_HIGH 0x35
0117155
0117156 #define CL6722_IO_0_OFF_LOW 0x36
0117157 #define CL6722_IO_0_OFF_HIGH 0x37
0117158 #define CL6722_IO_1_OFF_LOW 0x38
0117159 #define CL6722_IO_1_OFF_HIGH 0x39
0117160
0117161 #define I365_SETUP_TIM_0 0x3A
0117162 #define I365_CMD_TIM_0 0x3B
0117163 #define I365_RECOV_TIM_0 0x3C
0117164 #define I365_SETUP_TIM_1 0x3D
0117165 #define I365_CMD_TIM_1 0x3E
0117166 #define I365_RECOV_TIM_1 0x3F
0117167
0117168 #endif /* I82365_H */